

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7





FIG.8



⊙ SIGNAL POINT OF TRAINING SIGNAL

FIG.9




FIG.10




FIG.11
PRIOR ART





FIG.12






FIG. 14

The diagram illustrates a digital baseband processor architecture. The signal flow is as follows:

- Input Stage:** An input signal enters an **ANALOG BPF** (1), followed by an **AGC** (2) and an **A/D** converter (3).
- Power and Sine Wave Generation:** The **A/D** converter (3) outputs to a **POWER CALCULATION** block (4). A **SINE WAVE GENERATOR** (7) provides a reference signal to the **POWER CALCULATION** block and two multipliers (5).
- Baseband Processing:** The output of the **A/D** converter (3) is split into two paths, each passing through a multiplier (5) where it is multiplied by the sine wave reference. The results are then processed by a **PHASE SHIFTER** (6) and two **ROF** (Radio Over Frequency) blocks (8) to produce **Ir** and **Qr** signals.
- Equalization and Phase Rotation:** The **Ir** and **Qr** signals pass through an **EQUALIZER** (9) and a **PHASE ROTATOR** (34). The outputs are then summed (17-2) and passed through another **EQUALIZER** (10).
- Identification and Conversion:** The signal then passes through an **IDENTIFIER** (10) and a **P/S CONVERTER** (11) to produce the final **Id** and **Qd** signals.
- Training and Feedback Path:** A **TRAINING SIGNAL GENERATOR** (18) provides a training signal that is split into **It** and **Qt** components. These are used in a feedback loop involving an **EQUALIZER** (20) and **TAP COEFFICIENT UPDATING UNIT** (21) to update the coefficients of the main equalizers (9 and 10) via switches (16-1, 16-2, 16-3) and adders (17-1, 17-3).
- Memory and Detection:** The **Ir** and **Qr** signals are also stored in **MEMORY** blocks (13) and used by a **TRAINING SIGNAL SYNCHRONIZATION DETECTOR** (12) to provide synchronization signals (**Ei**, **Eq**) to the **TAP COEFFICIENT UPDATING UNIT** (21).




FIG.15




FIG.16




FIG.17




FIG.18




FIG.19




FIG.20




FIG.21

